

Glitching For n00bs

A Journey to Coax Out Chips' Inner Secrets

exide

31c3, Hamburg

Agenda

- Introduction
- Background
- Platforms
- Example
- Q & A

Introduction

- About Me
 - IT Monkey (Consultant) by day
 - Hardware Hacker by night
- Interests
 - Designing & reversing embedded systems
 - IC security & failure analysis
 - Arcade platforms
 - Automotive stuff
- Contact
 - Email: exide31337@yahoo.com

Background

What is Glitching?

- *Glitch* is a transient which can induce alteration in device operation
- *Electrical* glitching for purposes of this talk
 - Clock glitching
 - Voltage glitching
- Other glitching variants
 - Laser
 - Thermal
 - Radioactive
 - Etc.

Non-Invasive

Semi-Invasive

Invasive

Types of Attacks

- A form of *non-invasive* attack on a device
 - Doesn't alter device package
 - Doesn't *permanently* alter operation
 - Repeatable
 - Surreptitious (no signs of tamper)
 - Usually cheap
 - Don't need expensive lab
 - Don't need specialized microscopes
 - Any background details can be helpful
 - To help narrow scope & strategy

Non-Invasive

Semi-Invasive

Invasive

Types of Attacks

- *Non-invasive* examples

- Fault injection

- Clock glitching
- Voltage glitching
- Thermal
- Radioactive



- Side channels

- Power analysis
- Timing attacks
- Data remanence

- Software

- Code vulnerabilities
- Brute-forcing a secret
- Backdoors (undocumented instructions, debug interfaces)

Non-Invasive

Semi-Invasive

Invasive

Types of Attacks



- *Semi-invasive* attack
 - Device package altered
 - Decapsulation/milling to gain access
 - Doesn't *permanently* alter operation
 - Usually repeatable
 - Unless you leave the laser on too long 😊
 - More expensive
 - Lasers, microscopes, chemicals, mill
 - May be beyond a single person's budget
 - Provides background details
 - To help narrow scope & strategy

Non-Invasive

Semi-Invasive

Invasive

Types of Attacks



- *Semi-invasive* examples
 - Glitching
 - Laser
 - Flash
 - Thermal
 - Laser scanning
 - Unpowered vs. powered device
 - Imaging
 - Frontside vs. backside
 - Visible vs. infrared
 - Optical vs. electron/ion beam
 - Floorplan of structures & features
 - ROM, RAM, Flash, EEPROM, fuses, etc.

Non-Invasive

Semi-Invasive

Invasive

Types of Attacks



- *Invasive* attack
 - Device package altered
 - Decapsulation/milling & die alteration
 - Can render device non-functional
 - If careful, chip can still run
 - Some techniques are one-time
 - vs. FIB workstation can create & undo edits
 - Can be costly
 - Decapping & readouts reasonable
 - Circuit edits prohibitive
 - Provides complete background details
 - Helps non- and semi-invasive attacks

Non-Invasive

Semi-Invasive

Invasive

Types of Attacks



- *Invasive* examples
 - Decapsulation & delayering
 - Memory (i.e., ROM) readout
 - Need to get to bottom metal layer
 - Circuit edits
 - Etching
 - Deposition
 - Wire bonding
 - Purposely destroy traces or transistors
 - Microprobing
 - Listen to busses
 - Inject signals on busses

Non-Invasive

Semi-Invasive


Invasive

Glitch Generation

- Methods for glitch pulse generation
 - Clock divider
 - PLL
 - Poly-PWM
 - Polyphase
 - Etc.


Glitch Generation

- Clock divider
 - Use D flip-flops to divide-by-2 as needed
 - Feed MUX w/ nominal clock & faster glitch clock




Glitch Generation

- Clock divider



Glitch Generation


- PLL
 - Multipliers/dividers to generate arbitrary clocks
 - Fed from upstream clock (i.e., system clock)
 - Provides more clock choices



Glitch Generation


■ Poly-PWM

- Use multiple (i.e., 3) PWM blocks to generate clock signals w/ successively longer duty cycles
- When XOR'd together, duty cycles allow creation of arbitrary start offset and pulse duration



Glitch Generation


- Poly-PWM
 - Frequency is the same
 - Phase is fixed



Glitch Generation

■ Polyphase


- Generate multiple (i.e., 3) waveforms, each one phase shifted from the previous waveform
- Frequency of waveforms is the same
- Duty cycle is fixed



Glitch Generation

■ Polyphase

- Similar to Poly-PWM, but leading **and** trailing edges will combine to form twice the glitch pulses



PLL Dynamic Phase Shift

Implementing PLL Dynamic Phase Shifting in the Quartus II Software


The dynamic phase-shifting feature allows the output phases of individual PLL outputs to be dynamically adjusted relative to each other and to the reference clock without having to load the scan chain of the PLL. The phase is shifted by 1/8th of the period of the voltage-controlled oscillator (VCO) at a time. The output clocks are active during this dynamic phase-shift process.

To perform one dynamic phase-shift, follow these steps:


1. Set PHASEUPDOWN and PHASECOUNTERSELECT as required.
2. Assert PHASESTEP for at least two SCANCLK cycles. Each PHASESTEP pulse allows one phase shift.
3. Deassert PHASESTEP after PHASEDONE goes low.
4. Wait for PHASEDONE to go high.
5. Repeat steps 1 through 4 as many times as required to perform multiple phase-shifts.

PLL Dynamic Phase Shift

Figure 6. Timing Diagram for Dynamic Phase Shift



Phase Shift State Machine



Clock Glitching


- Momentary burst in frequency
 - Greater than F_{\max} of device
- Timing-critical
 - Value of Program Counter
 - Offset of glitch within cycle
 - Duration of glitch
- Register/Flip-flop latches invalid data
 - Signals still propagating through combinatorial logic
 - Destination flip-flop suddenly clocked ahead of schedule

Clock Glitching

- Instructions duplicated or mutated
 - Duplication - CMP+JGE becomes a CMP+CMP
 - Mutation - turn a JSR into an ADD
 - Like patching a software binary
 - Instruction is NOT skipped
 - Program Counter doesn't just jump ahead 2 locations
- Sometimes affects config/security fuses
 - Fail to set
 - Set incorrectly

Clock Glitching

- Setup & hold-time of flip-flop out of spec



Voltage Glitching

- Momentary reduction in supply voltage
- Drop supply to/below transistor switching threshold (V_{TH})
- Increases propagation delay
 - Decrease in V_{CC} , which decreases drive strength
 - Lower drive strength causes slower rise times & more delay
- Timing-critical
 - Value of Program Counter
 - Offset of glitch within cycle
 - Duration of glitch

Voltage Glitching

- Alter values at memory sense-amplifiers during read operation
 - i.e., Flash, EEPROM, RAM, etc.
 - Corrupt data latched onto address or data bus
- Security fuse logic can latch corrupt values
 - Due to operation at/below V_{TH} switching threshold

Misconceptions

- NOT throwing random voltage sags/surges at IC and “seeing what sticks”
 - Respect *Absolute Max VCC* & VCC_{IO} ratings
 - Otherwise, latch-up can occur
 - Some 74-series can handle insane swings (+/- 12V)
 - Not common, and always w/ current-limited condition
- NOT randomly jarring clock frequency to wild extents
- NOT skipping instructions
 - Duplicating/mutating them

Misconceptions

- Timing-critical
 - Target a cycle at specific point in program
 - Start/offset of glitch pulse within cycle
 - Duration of pulse
- Unless chip stuck in a loop, random glitching usually counterproductive
 - Instruction search space smaller in loop
 - Popping out of loop more likely

Outcomes

- Make CPU replace impending instruction(s)
- Truncate cryptographic operation / key
- Linear code extraction
 - Dump out address space of device, byte-by-byte
 - Need I/O channel to exfiltrate data
- Bypass bootloader-enforced check(s)
 - Stop MMU, page tables, etc. from initializing
- Prevent lockout counters from rolling
- Erase security fuses / lock bits
 - But keep Flash/EEPROM intact
 - Just read-out device w/ parallel/serial programmer

Targets of Interest

GENERAL-PURPOSE

- CPUs
- Microcontrollers
- Memories
- DSPs

CUSTOM

- FPGAs
- ASICs

SECURITY-ENHANCED

- SIM cards
- Smart meters
- Military devices
- Banking / “Chip & PIN” cards
- Pay TV
- Transit/metro passes
- Automotive sector
 - Keyless entry
 - Immobilizer
 - V2V & V2I

Countermeasures


- CPUs which halt/trap on invalid instruction
 - Mutated instruction may still be valid
- Erase volatile memory on startup / reset
 - Minimize # of copies of important secrets/primitives
 - Wipe between iterations of routine (if possible)
- Clocking
 - Run off internal oscillator
 - Use asynchronous logic
 - Use aperiodic / random clock period generator
- Obscurity 😊
 - i.e., 48-bit VLIW DSP core w/ poor documentation

Countermeasures


- Supply voltage
 - Glitch / brownout detection
 - Low-pass filter
 - Reset / halt / wipe device
- Many general-purpose devices have little or no designed-in protections
- AVR, PIC, MSP, etc. have memory protections
- Modern smartcards have extensive protections
 - Glitch detectors
 - Random / aperiodic internal clock w/ dummy cycles
 - Dual lockstep cores sanity-checking one another

Platforms

Arrow LPRP + Breadboard



Arrow LPRP



20 x 2 I/O Ribbon Cable

USB

FT232

+5V

+3.3V

SD Card


USB Blaster CPLD

Altera Cyclone III FPGA


Intel Flash

Micron PSRAM

Solderless Breadboard



Soldered Breadboard



Arduino




Photo-Etched PCB




Photo-Etched PCB




Photo-Etched PCB




Photo-Etched PCB







Photo-Etched PCB



“Professional” PCB




“Professional” PCB



Sniffer

74AHC125



17 x 2 I/O Ribbon Cable

Cheap & Dirty Logic Analyzer

- Altera SignalTap II
 - Can select almost any internal signal, net, bus, & external I/O pins
 - Can increase sample depth by using more LEs
 - Plenty of trigger options
 - Simple – low, high, edge, etc
 - Advanced – chained events, segmented capture, etc
 - Export data as plaintext, image, other formats
 - Equivalent to Xilinx ChipScope

Cheap & Dirty Logic Analyzer

| Instance | Status | LEs: 983 | Memory: 126976 | Small: 0/0 | Medium: 64/66 | Large: 0/0 |
|-------------|-------------|-----------|----------------|------------|---------------|------------|
| auto_sig... | Not running | 983 cells | 126976 bits | 0 blocks | 16 blocks | 0 blocks |

Hardware: Disabled Setup...

Device: None Detected Scan Chain

>> SOF Manager: 📎 📄 ⋮

trigger: 2014/05/30 05:45:25 #1 Lock mode: 🔒 Allow all changes

| Node | | | Data Enable | Trigger Enable | Trigger Conditions | |
|------|-------|-------|-------------------------------------|-------------------------------------|---|---|
| Type | Alias | Name | 31 | 31 | 1 <input checked="" type="checkbox"/> Basic | 2 <input checked="" type="checkbox"/> Basic |
| | | cc | <input checked="" type="checkbox"/> | <input checked="" type="checkbox"/> | X1XXXXXXb | xxh |
| | | cc[7] | <input checked="" type="checkbox"/> | <input checked="" type="checkbox"/> | | |
| | | cc[6] | <input checked="" type="checkbox"/> | <input checked="" type="checkbox"/> | | |
| | | cc[5] | <input checked="" type="checkbox"/> | <input checked="" type="checkbox"/> | | |
| | | cc[4] | <input checked="" type="checkbox"/> | <input checked="" type="checkbox"/> | | |
| | | cc[3] | <input checked="" type="checkbox"/> | <input checked="" type="checkbox"/> | | |
| | | cc[2] | <input checked="" type="checkbox"/> | <input checked="" type="checkbox"/> | | |
| | | cc[1] | <input checked="" type="checkbox"/> | <input checked="" type="checkbox"/> | | |
| | | cc[0] | <input checked="" type="checkbox"/> | <input checked="" type="checkbox"/> | | |

Signal Configuration: ✕

Clock: dut_pll:inst9|c3 ⋮

Data

Sample depth: 4 K RAM type: Auto

Segmented: 2 2 K sample segments

Storage qualifier:

Type: Continuous

Input port: auto_stp_external_storage_qualifier ⋮

Record data discontinuities

📄 Data ⚙️ Setup

Hierarchy Display: ✕

- 📁 nios2_quartus2_project
 - 📁 statem_dyn_phase:inst1
 - 📁 dut_pll:inst9

Data Log: 📄 ✕

- 📁 auto_signaltap_0
 - 📄 signal_set: 2012/12/26 01:55:54 #0
 - 📄 trigger: 2012/12/26 01:55:54 #1
 - 📄 log: 2012/12/26 01:55:54 #2 - 9 cycles @ 48MHz between glitch request and Vcc actually dropping
 - 📄 signal_set: 2014/05/27 06:03:12 #0
 - 📄 trigger: 2014/05/27 06:03:12 #1
 - 📄 log: 2014/05/27 06:03:12 #2 - dut_pll phase shift programming via state machine
 - 📄 log: 2014/05/27 06:48:52 #0 - as above, made PhaseStep wait High one more cycle


Cheap & Dirty Logic Analyzer

| Instance | Status | LEs: 983 | Memory: 126976 | Small: 0/0 | Medium: 64/66 | Large: 0/0 |
|-------------|-------------|-----------|----------------|------------|---------------|------------|
| auto_sig... | Not running | 983 cells | 126976 bits | 0 blocks | 16 blocks | 0 blocks |

Hardware: Disabled Setup...

Device: None Detected Scan Chain

>> SOF Manager: 📄 📎 ⋮



Data Setup

Hierarchy Display:

- nios2_quartus2_project
 - statem_dyn_phase:inst1
 - dut_pll:inst9

Data Log:

- auto_signaltap_0
 - signal_set: 2012/12/26 01:55:54 #0
 - trigger: 2012/12/26 01:55:54 #1
 - log: 2012/12/26 01:55:54 #2 - 9 cycles @ 48MHz between glitch request and Vcc actually dropping
 - signal_set: 2014/05/27 06:03:12 #0
 - trigger: 2014/05/27 06:03:12 #1
 - log: 2014/05/27 06:03:12 #2 - dut_pll phase shift programming via state machine
 - log: 2014/05/27 06:48:52 #0 - as above, made PhaseStep wait High one more cycle

Example

Example


- Victim IC
 - Secure microcontroller
 - Not sure what architecture
 - Pairs with partner device
 - Accepts data, encrypts/decrypts it with key(s), returns data to partner
 - Starting from blackbox
 - Not sure what datasheet(s) to look for
 - Even if device known, datasheet(s) may not be public

Example

- Start probing device pads
 - Initial sweep w/ multimeter
 - Revisit interesting pads w/ oscilloscope
- One pad appears to speak slow-ish serial protocol
 - Capture & transcribe beginning of waveform from scope
 - One pad, thus half-duplex conversation

Example

- Rig up sniffer board to MITM the victim-to-partner conversation
 - Level shifting
 - Buffering
- Use SignalTap to digitize conversation
 - Export waveforms as plaintext
 - Parse into binary data
- ISO 7816 APDU header matched!



Sniffer Board

Example

- Add 16550 UART to FPGA
 - Allows for HW framing of TX & RX data w/ victim
 - Saves wasted time getting bit-bang timing perfect
- Use unrelated Altera *JTAG UART* to talk w/ soft-CPU
 - Only one cable needed to talk to FPGA & victim
- Have PC speak ISO 7816 w/ victim

Example

- ISO 7816 header has *length* field
 - Propose theory that victim compares *length* to max it'll allow as buffer input
 - When storing command to RAM
 - If *length* is too long, issue error
- Issue too-long ISO 7816 commands to victim
 - Too long, but make checksum valid
 - Observe error response
- ***Get ready to glitch!***




Sucker Punch!



↑
Amplitude

Time →

One-Two Punch!



Ch1 +Duty
45.36 %

Ch1 Pk-Pk
5.52 V

Ch1 Max
5.32 V

Ch1 Min
-199mV

↑
Amplitude

Time →


Example

- Start glitching!
 - In this case, clock glitching
 - Glitch during suspected victim command handler
 - Try different pulse offsets & durations
- Milestone reached when victim responds to too-long command correctly
 - Length check bypassed
- Make best guess at victim architecture
 - Motorola 6805-based
 - Intel 8051-based
 - Etc.

Example

- Pad more and more bogus data at end of command
 - Until victim crashes or does something weird
 - Stack smashed (return address overwritten)
 - Might be hard to notice if watchdog present
 - Distance to stack pointer now known
- Using guess at victim architecture
 - Write minimal code that tries to write to low-addressed special registers
 - PORTx, PINx, DDRx, etc.
 - Keep trying candidate return addresses

Example



- Milestone reached when victim output pin(s) change
 - Code execution confirmed
 - Architecture guess confirmed
 - Probably Von Neumann or Modified Harvard

Example

- Write code that loads dummy ASCII byte to desired register / memory, then sweeps jumps into address space
 - Could be unwieldy if large address space
- Milestone reached when ASCII byte pops out victim's serial pin
 - Victim serial TX routine address found

Example

- Make a code loop
 - Load data at current address location into register
 - Jump to serial TX routine address
 - Increment address location pointer
- Be prepared to empty the FPGA UART's RX FIFO quickly & regularly
 - Because the entire code & data space will be dumped out in an endless loop!
 - a.k.a. Linear Code Extraction



Example

- Epilogue
 - Try to figure out memory map
 - Analyze dump for mirroring of address space
 - Try poking values at different addresses
 - See if address is mutable or not
 - Back in familiar territory
 - Disassemble
 - Search for secrets
 - Discover code vulnerabilities

Conclusions

- Electrical glitching can be a viable attack vector against a variety of ICs
 - Except some modern purpose-built security ICs
- Cheap to perform
- Don't need a big laboratory
- Non-destructive in nature
- Another tool in the reverser's arsenal
 - Can provide results where other approaches fail

Q & A

Thank you!

